

REMARKS

Claims 8, 9, and 11-14 are presently pending. Claims 1-7, 10, and 15-20 are cancelled without prejudice.

Claims 12-15 were rejected under 35 U.S.C. § 112. Assignee has amended claim 12 and submits that this rejection is now overcome.

Claim 8 was rejected under 35 U.S.C. § 112, second paragraph. Assignee has amended claim 8, removing reference to “display engine” and “host processor”. Additionally, Assignee has changed “providing information about a second frame” to “providing information regarding the second frame”. Accordingly, Assignee respectfully submits that in light of the foregoing amendments, the rejections to claim 8 under 35 U.S.C. § 112 are now overcome.

Claim 9 was rejected under 35 U.S.C. § 112. Assignee has amended claim 9 to remove “a predetermined time”. Accordingly, Assignee respectfully submits that in light of the foregoing amendments, the rejections to claim 9 under 35 U.S.C. § 112 are now overcome.

Claim 11 was rejected under 35 U.S.C. § 112. Accordingly, Assignee respectfully submits that in light of the foregoing amendments, the rejections to claim 11 under 35 U.S.C. § 112 are now overcome.

Claim 13 was rejected under 35 U.S.C. § 112 to remove reference to “the predetermined time” and “feeder”. Accordingly, Assignee respectfully submits that in light of the foregoing amendments, the rejections to claim 13 under 35 U.S.C. § 112 are now overcome.

Claims 8, 9, and 11-15 were rejected under 35 U.S.C. § 102(b) as being anticipated by Sotheran. Assignee has amended claim 8 recites, among other limitations, “wherein the rasterizing circuit rasterizes the first frame, if the controller does not provide the information regarding the second frame to the display engine before a first horizontal synchronization pulse following a vertical synchronization pulse associated with the second frame”.

Examiner has indicated that “Sotheran explains, ‘The display address generator requests a new display buffer, one every vsync, via a two-wire interface. If there is a buffer flagged as READY, then that will be allocated to display by the buffer manager. If

there is no READY buffer, the previously displayed buffer will be repeated' (see Column 296, Lines 17-21). Therefore, Sotheran teaches not providing the information ... regarding the second frame to the display engine following a vertical synchronization pulse Sotheran also goes on to define 'vdelay' as 'The number of hsync pulse following a vsync pulse before the first line of video or border ... The minimum vdelay is zero. The first hsync is the first active line' (see Column 333, Lines 48-59). Therefore, Sotheran clearly teaches at least one first horizontal synchronization pulse ... following vertical synchronization pulse."

Even if Examiner is correct that "Sotheran teaches not providing the information ... regarding the second frame to the display engine following a vertical synchronization pulse" and "at least one first horizontal synchronization pulse ... following a vertical synchronization pulse", Sotheran does not teach "wherein the rasterizing circuit rasterizes the first frame, if the controller does not provide the information regarding the second frame to the display engine **before a first horizontal synchronization pulse** following a vertical synchronization pulse associated with the second frame". Accordingly, Assignee respectfully requests that Examiner withdraws the rejection to claims 8 , 9, and 11-15.

Additionally, Assignee has added claim 21. Claim 21 recites, among other limitations, "wherein the rasterizing circuit rasterizes the second frame, if the controller does provides the information regarding the second frame to the display engine after the vertical synchronization pulse associated with the second frame and before a first horizontal synchronization pulse following a vertical synchronization pulse associated with the second frame."

Sotheran clearly does not teach or fairly suggest "wherein the rasterizing circuit *rasterizes the second frame*, if the controller does provides the information regarding the second frame to the display engine *after the vertical synchronization pulse associated with the second frame* and before a first horizontal synchronization pulse following a vertical synchronization pulse associated with the second frame". Note that "rasterizes the **second frame**, if the controller provides the information ... *after the vertical synchronization pulse* and before a first horizontal synchronization pulse following a vertical synchronization pulse", is in contrast with "requests a new display buffer, once

very vsync If there is no READY Buffer, the previously displayed buffer will be repeated”.

Accordingly, Assignee respectfully requests allowance of claim 21.

CONCLUSION

For at least the foregoing reasons, each of the pending claims are now in a condition for allowance and Examiner is requested to pass this case to issuance.

The Commissioner is hereby authorized to charge additional fees or credit overpayments to the deposit account of McAndrews, Held & Malloy, Account No. 13-0017.

Dated: September 30, 2008

Respectfully submitted,



Mirut Dalal
Reg. No. 44,052
Attorney for Applicants

McAndrews, Held & Malloy, Ltd.
500 West Madison Street
Chicago, Illinois 60661

Telephone: (312) 775-8000
Facsimile: (312) 775-8100